

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria. Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/651,385	08/29/2000	Sanjay Dabral	042390.P5258D 9681		
7590 07/12/2004			EXAMINER		
	off Taylor & Zafman L	DIAZ, JOSE R			
12400 Wilshire Los Angeles, C	Boulevard Seventh Floor A 90025	<b>r</b>	ART UNIT	PAPER NUMBER	
Los Angeles, C	11 70023		2815		
			DATE MAII ED: 07/12/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		1 2 2 2		4 1: 1/ )	<i>i</i> ×			
		Application No	<b>).</b>	Applicant(s)	,			
		09/651,385		DABRAL ET AL.				
	Office Action Summary	Examiner		Art Unit				
		José R. Díaz		2815				
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cov	er sheet with the c	orrespondence addres	S			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. It period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period to the period for reply within the set or extended period for reply will, by statication to the period for reply within the set or extended period for reply will, by statication the period for reply will, by statication the period for reply within the set or extended period for reply will, by statication the period for reply will, by statication the period for reply within the set or extended period for reply will, by statication the period for reply within the set or extended period for reply within the set or extended period for reply will, by statication the period for reply within the set or extended period for reply will, by statication the period for reply within the set or extended period for reply will, by statication the period for reply will, by statication the period for reply within the set or extended period for reply will, by statication the period for reply will be period for reply will, by statication the period for reply will be period for reply will, by statication the period for reply will be period for reply will, by statication the period for reply will be per	1.136(a). In no event, hower the statutory mand will apply and will expirute, cause the application	wever, may a reply be tim inimum of thirty (30) days e SIX (6) MONTHS from to become ABANDONEI	nely filed s will be considered timely. the mailing date of this commur O (35 U.S.C. § 133).	nication,			
Status								
1)	Responsive to communication(s) filed on <u>05</u>	April 2004.						
·	n)⊠ This action is <b>FINAL</b> . 2b)□ This action is non-final.							
3)□	, <del></del>							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□	4) Claim(s) 20-23 and 26-29 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  5) Claim(s) is/are allowed.  6) Claim(s) 20-23 and 26-29 is/are rejected.							
Applicati	ion Papers							
9)□	The specification is objected to by the Exami	ner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.								
	Applicant may not request that any objection to the	ne drawing(s) be hel	d in abeyance. See	e 37 CFR 1.85(a).				
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the	•						
Priority (	ınder 35 U.S.C. § 119							
12) [ a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a line	ints have been rec ints have been rec ionty documents he eau (PCT Rule 17.	eived. eived in Applicati nave been receive 2(a)).	on No ed in this National Stag	je			
Attachmen			7					
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) L	│ Interview Summary │ Paper No(s)/Mail Da					
3) 🔲 Inform	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 or No(s)/Mail Date	5) 5 6) C	Notice of Informal P	atent Application (PTO-152)	)			

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
  - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 20-23 and 26 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 3. Claim 20 recites the limitation "the doped region" in line 6, after "...in the second well by." There is insufficient antecedent basis for this limitation in the claim.
- 4. Claims 21-23 and 26 are rejected due to their dependency on claim 20.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 20-23 and 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Marum et al. (US Pat. No. 5,500,546).

Regarding claim 20, Marum et al. teaches a method of forming an integrated circuit comprising:

Application/Control Number: 09/651,385

Art Unit: 2815

a. forming a performance circuit (20) occupying a first well of an integrated circuit substrate (see fig. 2). [With regards to the first well, Marum et al. teaches that the performance circuit (20) is a CMOS device (col. 3, lines 27-28). It is very well known in the art that a CMOS device inherently include wells or tubs, since

Page 3

such wells or tubs are required to accommodate both nMOS and pMOS

transistors on the same substrate];

b. forming a protection circuit (14) (see fig. 2) occupying a second well (34) of the integrated circuit substrate (see fig. 4) separate from the first well [please note that the device (70) formed in the well (34) does not include the CMOS device (20) (see figures 4 and 41), thus it is inherent that the second well (34) is separated from the well of the CMOS device (20)], wherein forming the protection

circuit includes:

(1) forming a plurality of unit cells, the plurality of unit cells separated from each other to form a plurality of islands in the second well surrounded by the doped region (consider the squares surrounded by region 71 in figure 4), each of the plurality of unit cells comprised of:

(a) a block of a doped region (72) of the integrated circuit substrate occupying an area of the substrate sufficient to support a contact to the doped region (see fig. 4a),

Application/Control Number: 09/651,385

Art Unit: 2815

Page 4

- (b) a junction region of the integrated circuit substrate surrounding the doped region (consider the boundary line enclosing the region 72 in figure 4a), and
- (c) a contact to the doped region [please note that the doped regions 72 constitute the anode contacts of the diode 70 (see fig. 4), which are connected, for example, to the ground potential (col. 9, lines 5-8 and 44-59).
- (d) wherein the doped region (72) being a first doped region of a first dopant (P) in the second well (34) of the substrate (see fig. 4a), the second well (34) being doped with a first concentration of a second dopant (N+) (see fig. 4a and col. 3, lines 10-18), the junction region separating the first doped region from the second well (consider the boundary line enclosing the region 72 in figure 4a),
- (2) forming a third doped region (71) in the second well (34) adjacent the junction region (see fig. 4a), the third doped region doped with a second concentration of the second dopant (N) (see col. 3, lines 57-59); and
- (3) coupling the protection circuit (14) to the performance circuit(20) (see col. 1, lines 60-63).

Regarding claim 21, Marum et al. further teaches that the performance circuit (20) includes forming a CMOS configuration (see col. 3, lines 27-28).

Regarding claims 22-23, Marum et al. further teaches wherein includes forming the protection circuit (14) includes a diode (70) (see col. 3, lines 54-56) and coupling the protection circuit (14) to the performance circuit (20) includes coupling the protection circuit to a p-channel device (p-MOS) of the CMOS configuration (see col. 3, lines 4-6, 29-31 and 55-57).

Regarding claim 26, Marum et al. further teaches forming a plurality of unit diodes (consider the squares enclosed by region 71 in figure 4).

## Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

9. Claims 27-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Marum et al. (US Pat. No. 5,500,546) in view of Applicant's admitted prior art.

Regarding claim 27, Marum et al. teaches a method of forming an integrated circuit comprising:

- a. forming a performance circuit (20) occupying a first well of an integrated circuit substrate (see fig. 2). [With regards to the first well, Marum et al. teaches that the performance circuit (20) is a CMOS device (col. 3, lines 27-28). It is very well known in the art that a CMOS device inherently include wells or tubs, since such wells or tubs are required to accommodate both nMOS and pMOS transistors on the same substrate], wherein forming a performance circuit includes:
  - (1) forming a unit transistor device having a drain region comprised of a doped region of the integrated circuit substrate occupying an area sufficient to support a contact to the doped region;
  - (2) forming a gate region of the integrated circuit substrate surrounding the doped region; and
  - (3) forming a contact to the doped region;
- b. forming a protection circuit (14) (see fig. 2) occupying a second well (34) of the integrated circuit substrate (see fig. 4) separate from the first well [please note that the device (70) formed in the well (34) does not include the CMOS device (20) (see figures 4 and 41), thus it is inherent that the second well (34) is separated from the well of the CMOS device (20)], the protection circuit including

Art Unit: 2815

a plurality of unit cells forming a plurality of islands in the second well surrounded by a doped region (consider the squares surrounded by region 71 in figure 4); and

c. coupling the protection circuit (14) to the performance circuit (20) (see col. 1, lines 60-63).

However, Marum et al. fails to teach that the step of forming a performance circuit includes: forming a unit transistor device having a drain region comprised of a doped region of the integrated circuit substrate occupying an area sufficient to support a contact to the doped region; forming a gate region of the integrated circuit substrate surrounding the doped region; and forming a contact to the doped region.

Ker et al. teaches that it is well known in the art to form the performance circuit by forming a unit transistor (figure 4 and abstract) device having a drain region (41) comprised of a doped region of the integrated circuit substrate occupying an area sufficient to support a contact (46) to the doped region (see fig. 4); forming a gate region (42) of the integrated circuit substrate surrounding the doped region (41) (see fig. 4); and forming a contact to the doped region (46) (see fig. 4).

Marum et al. and Ker et al. are analogous art because they are from the same field of endeavor as applicant's invention. At the time of the invention it would have been obvious to a person of ordinary skill in the art to include the steps of: forming a unit transistor device having a drain region comprised of a doped region of the integrated circuit substrate occupying an area sufficient to support a contact to the doped region; forming a gate region of the integrated circuit substrate surrounding the doped region;

and forming a contact to the doped region. The motivation for doing so, as is taught by Ker et al., is reducing total layout area and to cut cost (col. 4, lines 5-9). Therefore, it would have been obvious to combine Ker et al. with Marum et al. to obtain the invention of claims 27-29.

Regarding claim 28, Ker et al. further teaches that the doped region (41) being a first doped region of a first dopant (see fig. 4) in a well of the substrate (see col. 4, lines 15-17), the well being doped with a concentration of a second dopant (see col. 4, lines 15-17) and wherein forming a performance circuit further comprises: forming a source region (43) of the transistor doped with the first dopant in the well separated from the drain region by the gate to form a unit transistor (see fig. 4).

Regarding claim 29, Ker et al. further teaches that forming a performance circuit includes: forming a plurality of unit transistors (consider the squares surrounded by region 43 in fig. 4).

#### Response to Arguments

9. Applicant's arguments with respect to claims 20-23 and 26-29 have been considered but are most in view of the new grounds of rejection.

#### Conclusion

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

#### Correspondence

Any inquiry concerning this communication or earlier communications from the examiner should be directed to José R. Díaz whose telephone number is (571) 272-1727. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JRD 7/8/04

TOM THOMAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800